summaryrefslogtreecommitdiff
path: root/part_3/ex10/simulation/modelsim/spitest.do
diff options
context:
space:
mode:
authorVasil Zlatanov <v@skozl.com>2016-12-12 21:51:10 +0000
committerVasil Zlatanov <v@skozl.com>2016-12-12 21:51:10 +0000
commit4b6e0102d20d9ab060ce930e4b846c8be446bb06 (patch)
treee475eab3716738f2928f0b2063956e9b155f94ab /part_3/ex10/simulation/modelsim/spitest.do
downloade2-verilab-4b6e0102d20d9ab060ce930e4b846c8be446bb06.tar.gz
e2-verilab-4b6e0102d20d9ab060ce930e4b846c8be446bb06.tar.bz2
e2-verilab-4b6e0102d20d9ab060ce930e4b846c8be446bb06.zip
public push
Diffstat (limited to 'part_3/ex10/simulation/modelsim/spitest.do')
-rw-r--r--part_3/ex10/simulation/modelsim/spitest.do4
1 files changed, 4 insertions, 0 deletions
diff --git a/part_3/ex10/simulation/modelsim/spitest.do b/part_3/ex10/simulation/modelsim/spitest.do
new file mode 100644
index 0000000..639e10b
--- /dev/null
+++ b/part_3/ex10/simulation/modelsim/spitest.do
@@ -0,0 +1,4 @@
+add wave SW
+force SW 2#001000111101
+force clock 0 0, 1 10ns -repeat 20ns
+run 100ns \ No newline at end of file