diff options
Diffstat (limited to 'part_3/ex10/simulation')
| -rw-r--r-- | part_3/ex10/simulation/modelsim/ex10_top_run_msim_rtl_verilog.do | 9 | ||||
| -rw-r--r-- | part_3/ex10/simulation/modelsim/spitest.do | 4 | ||||
| -rw-r--r-- | part_3/ex10/simulation/modelsim/tb_spi2dac.do | 17 |
3 files changed, 30 insertions, 0 deletions
diff --git a/part_3/ex10/simulation/modelsim/ex10_top_run_msim_rtl_verilog.do b/part_3/ex10/simulation/modelsim/ex10_top_run_msim_rtl_verilog.do new file mode 100644 index 0000000..8c8d9bc --- /dev/null +++ b/part_3/ex10/simulation/modelsim/ex10_top_run_msim_rtl_verilog.do @@ -0,0 +1,9 @@ +transcript on
+if {[file exists rtl_work]} {
+ vdel -lib rtl_work -all
+}
+vlib rtl_work
+vmap work rtl_work
+
+vlog -vlog01compat -work work +incdir+C:/VERI/part_3/ex10 {C:/VERI/part_3/ex10/spi2dac.v}
+
diff --git a/part_3/ex10/simulation/modelsim/spitest.do b/part_3/ex10/simulation/modelsim/spitest.do new file mode 100644 index 0000000..639e10b --- /dev/null +++ b/part_3/ex10/simulation/modelsim/spitest.do @@ -0,0 +1,4 @@ +add wave SW +force SW 2#001000111101 +force clock 0 0, 1 10ns -repeat 20ns +run 100ns
\ No newline at end of file diff --git a/part_3/ex10/simulation/modelsim/tb_spi2dac.do b/part_3/ex10/simulation/modelsim/tb_spi2dac.do new file mode 100644 index 0000000..88b42d1 --- /dev/null +++ b/part_3/ex10/simulation/modelsim/tb_spi2dac.do @@ -0,0 +1,17 @@ +add wave -position end sysclk +add wave -position end -hexadecimal data_in +add wave -position end load +add wave -position end dac_sdi +add wave -position end dac_cs +add wave -position end dac_sck +add wave -position end dac_ld +force sysclk 1 0, 0 10ns -r 20ns +force data_in 10'h23b +force load 0 +run 200ns +force load 1 +run 400ns +force load 0 +run 20us + + |