1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
module ex9_top (
input CLOCK_50,
input [3:0] KEY,
output [6:0] HEX0,
output [6:0] HEX1,
output [6:0] HEX2,
output [6:0] HEX3,
output [6:0] HEX4,
output [9:0] LEDR
);
// Define 1ms and 0.5s (half-second)
wire CLOCK_MS;
wire CLOCK_HS;
wire [15:0] B;
wire [3:0] BCD_0;
wire [3:0] BCD_1;
wire [3:0] BCD_2;
wire [3:0] BCD_3;
wire [3:0] BCD_4;
wire TIME_OUT;
wire START_DELAY;
wire EN_LFSR;
wire [13:0] PRBS;
wire COUNT;
wire [15:0] TIME;
wire COUNT_CLEAR;
divider_50000 DIV0 (CLOCK_50, CLOCK_MS);
divider_2500 DIV1 (CLOCK_50, CLOCK_MS, CLOCK_HS);
fsm FSM0 (CLOCK_MS, CLOCK_HS, KEY[3], TIME_OUT, START_DELAY, EN_LFSR, LEDR, COUNT, COUNT_CLEAR);
delay DELAY0 (CLOCK_MS, PRBS, START_DELAY, TIME_OUT);
lfsr LSFR0 (CLOCK_MS, EN_LFSR, PRBS);
timer TIME0 (CLOCK_MS, COUNT, COUNT_CLEAR, TIME);
bin2bcd_16 BIN0 (TIME, BCD_0, BCD_1, BCD_2, BCD_3, BCD_4);
hex_to_7seg SEG0 (HEX0,BCD_0);
hex_to_7seg SEG1 (HEX1,BCD_1);
hex_to_7seg SEG2 (HEX2,BCD_2);
hex_to_7seg SEG3 (HEX3,BCD_3);
hex_to_7seg SEG4 (HEX4,BCD_4);
endmodule
|
