summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorVasil Zlatanov <v@skozl.com>2018-01-26 12:00:42 +0000
committerVasil Zlatanov <v@skozl.com>2018-01-26 12:00:42 +0000
commit77bafaf6a3de6fafac324dd9cf77cb711474c7ec (patch)
treed2a19c06bbffd01c860725a95a53a0d211798c32
downloade3-smps-77bafaf6a3de6fafac324dd9cf77cb711474c7ec.tar.gz
e3-smps-77bafaf6a3de6fafac324dd9cf77cb711474c7ec.tar.bz2
e3-smps-77bafaf6a3de6fafac324dd9cf77cb711474c7ec.zip
add basic open loop boost SPICE netlist
-rw-r--r--open-loop.spice37
1 files changed, 37 insertions, 0 deletions
diff --git a/open-loop.spice b/open-loop.spice
new file mode 100644
index 0000000..b4053b9
--- /dev/null
+++ b/open-loop.spice
@@ -0,0 +1,37 @@
+BOOST_TEST.net
+*
+* n1 n2 D1 n3
+* +------ Inductor ----+---->|---+
+* | | |
+* Vs VPWM-n9--MOS XQ1 CAP C1
+* | | | |
+* +--------------------+---------+
+* 0
+.include irfb7530pbf.spi
+
+.MODEL swmod SW (RON=0.01 ROFF=1e12 VT=0.95 VH=0)
+
+* Input Voltage
+VS n1 0 DC 10
+
+* Inductor
+L1 n1 n2 120uH
+
+* Mosfet
+*XQ1 n2 n9 0 irfb7530pbf
+S1 n2 0 n9 0 swmod
+
+* PWM
+VPWM n9 0 PULSE(0V 10V 0 0 0 3US 4US)
+
+* Diode
+.MODEL DSCH D( IS=0.0002 RS=0.05 CJO=5e-10 )
+D1 n2 n3 DSCH
+
+* Capacitor
+C1 n3 0 4.7uF
+
+* Load
+RL n3 0 200
+
+.END